The standard workflow in ISE 10.1 involves several distinct stages to transform hardware description code into a functional bitstream for an FPGA:
A snapshot of the computing environment of 2008: xilinx ise 10.1
: Select your target hardware (e.g., Family: Spartan3, Device: XC3S400, Package: TQ144). The standard workflow in ISE 10